

# Compal Confidential

## CSL50/CSL52 Schematics Document

Sky Lake-U(2+2)-DDR4 SODIMMx2


GPU AMD R17M-M1-30


R17M-M2-50

(DDR3L 4GB)

**Date : 2018-01-08 REV : 1.0**

SecurityClassification		Compal Secret Data		Compal Electronics, Inc.	
IssuedDate	2015/10/22	DecipheredDate	2017/10/22	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CSL50 / CSL52	Rev v0.3
Date: Monday, January 08, 2018		Sheet 1 of 59			





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2016/09/01	Deciphered Date	2019/09/01	Title	Power Block Diagram
THIS SET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPALELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETEENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPALELECTRONICS, INC. NEITHER THIS SET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPALELECTRONICS, INC.				Document Number	CSL50 / CSL52
				Date	Friday, January 05, 2018
				Sheet	58 of 59
				Rev	4.3








G3->S0

S0->S3/DS3

S0/DS3->S0

S0->S5






# Interleaved Memory


# Interleaved Memory

<Cocoa\_1020>


PDG#543016, ODT: CPU side no connect, DRAM side connect to VDDQ (Memory down); FET+R(SO-DIMM)



For VTT power control








SKL U DDR4 SODIMM VREF-CA Overview




Notes:  
1. To enable easy route, at DDR4 systems, DDR1\_VREF\_DQ is used as VREF\_CA for Channel B.


Security Classification		Compal Secret Data	
Issued Date	2017/04/10	Deciphered Date	2019/12/15
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS TO BE KEPT SECRET AND NOT DISCLOSED TO ANY OTHER PARTY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.		Title	
		SKL-U(2/12)DDR4	
		CSL50/CSL52	
		Rev 0.3	
		Date: Friday, January 05, 2018	
		Sheet 6 of 90	




Compal Electronics, Inc.  
 SKL-U(3/12)SPI,ESPI,SMB,LPC  
 CSL50 / CSL52  
 Friday, January 05, 2018







1 = LPC Mode


Eleto-XTechnical1















## NEED TO CHECK BOM



+3VALW TO +3V\_PRIM



For CPU2+3e SKU



Trace Length < 25 mils

VCCORE\_SENSE <52>

VSSCORE\_SENSE <52>

SOC\_SVID\_ALERT#

VR\_SVID\_CLK <52>

VR\_SVID\_DATA

+1.0V\_PRRM

VCCSTG\_G20

VCCSTG\_G20

VCCSTG\_G20

VCCSTG\_G20

VCCSTG\_G20

VCCSTG\_G20

VCCSTG\_G20

VCCSTG\_G20

VCCSTG\_G20

VCCSTG\_G20

VCCSTG\_G20

VCCSTG\_G20

VCCSTG\_G20

VCCSTG\_G20

VCCSTG\_G20

VCCSTG\_G20

VCCSTG\_G20

VCCSTG\_G20

VCCSTG\_G20

VCCSTG\_G20

VCCSTG\_G20

VCCSTG\_G20

VCCSTG\_G20

VCCSTG\_G20

VCCSTG\_G20

VCCSTG\_G20

VCCSTG\_G20

VCCSTG\_G20

VCCSTG\_G20

VCCSTG\_G20

VCCSTG\_G20

VCCSTG\_G20

VCCSTG\_G20

SOC PINS K52 AND AK52 SHOULD BE LEFT UNCONNECTED FOR KBL R U42 DESIGNS

Trace Length < 25 mils

VCCGT\_SENSE

VSSGT\_SENSE

VCCGT\_SENSE

VSSGT\_SENSE

VCCGT\_SENSE

VSSGT\_SENSE

VCCGT\_SENSE

VSSGT\_SENSE

VCCGT\_SENSE

VSSGT\_SENSE

VCCGT\_SENSE

VSSGT\_SENSE

VCCGT\_SENSE

VSSGT\_SENSE

VCCGT\_SENSE

VSSGT\_SENSE

VCCGT\_SENSE

VSSGT\_SENSE

VCCGT\_SENSE

VSSGT\_SENSE

VCCGT\_SENSE

VSSGT\_SENSE

VCCGT\_SENSE


VSSGT\_SENSE

VCCGT\_SENSE

VSSGT\_SENSE

VCCGT\_SENSE

VSSGT\_SENSE



For CPU2+3e SKU

Trace Length < 25 mils

VCCGT\_SENSE

VSSGT\_SENSE

VCCGT\_SENSE

VSSGT\_SENSE

VCCGT\_SENSE

VSSGT\_SENSE

VCCGT\_SENSE

VSSGT\_SENSE

VCCGT\_SENSE

VSSGT\_SENSE

VCCGT\_SENSE

VSSGT\_SENSE

VCCGT\_SENSE

VSSGT\_SENSE

VCCGT\_SENSE

VSSGT\_SENSE

VCCGT\_SENSE

VSSGT\_SENSE

VCCGT\_SENSE

VSSGT\_SENSE

VCCGT\_SENSE

VSSGT\_SENSE

VCCGT\_SENSE

VSSGT\_SENSE

VCCGT\_SENSE

VSSGT\_SENSE

VCCGT\_SENSE

VSSGT\_SENSE

# SVID ALERT

+1.0V\_VCCST Place the PU resistors close to CPU

resistors close to CPU

RC179 56\_0402\_5%

VR\_ALERT# <52>

VR\_ALERT# <52>

VR\_ALERT# <52>

VR\_ALERT# <52>

VR\_ALERT# <52>

VR\_ALERT# <52>

VR\_ALERT# <52>

VR\_ALERT# <52>

VR\_ALERT# <52>

VR\_ALERT# <52>

VR\_ALERT# <52>

VR\_ALERT# <52>

VR\_ALERT# <52>

VR\_ALERT# <52>

VR\_ALERT# <52>

VR\_ALERT# <52>

VR\_ALERT# <52>

VR\_ALERT# <52>

VR\_ALERT# <52>

VR\_ALERT# <52>

VR\_ALERT# <52>

VR\_ALERT# <52>

VR\_ALERT# <52>

VR\_ALERT# <52>

VR\_ALERT# <52>

VR\_ALERT# <52>

# SVID DATA

+1.0V\_VCCST Place the PU resistors close to CPU

resistors close to CPU

RC181 100\_0402\_1%

VR\_SVID\_DATA <52>

VR\_SVID\_DATA <52>

VR\_SVID\_DATA <52>

VR\_SVID\_DATA <52>

VR\_SVID\_DATA <52>

VR\_SVID\_DATA <52>

VR\_SVID\_DATA <52>

VR\_SVID\_DATA <52>

VR\_SVID\_DATA <52>

VR\_SVID\_DATA <52>

VR\_SVID\_DATA <52>

VR\_SVID\_DATA <52>

VR\_SVID\_DATA <52>

VR\_SVID\_DATA <52>

VR\_SVID\_DATA <52>

VR\_SVID\_DATA <52>

VR\_SVID\_DATA <52>


VR\_SVID\_DATA <52>

VR\_SVID\_DATA <52>


VR\_SVID\_DATA <52>

Ball #	Ball Names R-U42	Ball Names U22	R-U42/U22 common board guidelines
C7	XTAL24_OUT	NC	connect to R-U42 XTAL24_OUT
E3	XTAL24_IN	NC	connect to R-U42 XTAL24_IN
E35	NC	XTAL24_OUT	connect to U22 XTAL24_OUT
E37	NC	XTAL24_IN	connect to U22 XTAL24_IN
AK42	VCCCORE	VccGTx	connect to VccGTx/VCCCORE power plane island
AK43	VCCCORE	VccGTx	
AK45	VCCCORE	VccGTx	
AK46	VCCCORE	VccGTx	
AK48	VCCCORE	VccGTx	
AK50	VCCCORE	VccGTx	
AL43	VCCCORE	VccGTx	
AL46	VCCCORE	VccGTx	
AL50	VCCCORE	VccGTx	
AM48	VCCCORE	VccGTx	
AM50	VCCCORE	VccGTx	connect to VccGTx/VCCCORE power plane island
AM52	VCCCORE	VccGTx	
J43	VCCCORE	VCCGT	
J45	VCCCORE	VCCGT	
J46	VCCCORE	VCCGT	
J48	VCCCORE	VCCGT	
J50	VCCCORE	VCCGT	
J52	VCCCORE	VCCGT	
K48	VCCCORE	VCCGT	
K50	VCCCORE	VCCGT	
A48	VCCCORE	VCCGT	Must Not Be Connected. RVP use this signal for debug and testing purpose only.
A53	VCCCORE	VCCGT	
AK52	RSVD	VccGTx	
K52	RSVD	VCCGT	

Security Classification		Compal Secret Data		Title	
Issued Date	2017/04/10	Deciphered Date	2019/12/15	SKL-U(10/12)Power,SVID	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				CSL50 / CSL52	4.3
Date				Friday, January 05, 2018	Sheet 14 of 59




Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2017/04/10		Deciphered Date		2019/12/15		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						SKL-U(11/12)GND			
						Rev			
						v0.3			
						CSL50 / CSL52			
Date: Friday, January 05, 2018						Sheet 15 of 59			



### Interleaved Memory

TOP: JDIMM1 CONN Non-ECC DIMM



SPD ADDRESS FOR CHANNEL A :

WRITE ADDRESS: 0XA0

READ ADDRESS: 0XA1



SA0 = 0; SA1 = 0; SA2 = 0.

DDR4POR OPERATING SPEED: 1867 MT/S



STRETCH GOAL IS 2133 MT/S

Layout Note:  
Place near JDIMM1.257,259





Layout Note:  
Place near JDIMM1.258



Layout Note:  
PLACE THE CAP near JDIMM1. 164



Layout Note:  
Place near JDIMM1






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/04/10	Deciphered Date	2019/12/15	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Document Number
P18-DDRIV_CHA: DIMM0				Rev
CSL50 / CSL52				v0.3
Date: Friday, January 05, 2018				Sheet 17 of 29



## Interleaved Memory

STD (5.2 mm)



- For ECC DIMM


PLACE NEAR TO SODIMM

CPU Side



VREF traces should be at least 20 mils wide with 20 mils spacing to other signals

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/04/10	Deciphered Date	2019/12/15	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL, TRADE SECRET AND PROPRIETARY INFORMATION. THIS SHEET MAY NOT BE REPRODUCED, COPIED, DISCLOSED OR USED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.			<i>P19-DDRIV = CHB: DIMMO</i> <i>CSL50 / CSL52</i>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL, TRADE SECRET AND PROPRIETARY INFORMATION. THIS SHEET MAY NOT BE REPRODUCED, COPIED, DISCLOSED OR USED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.			Document Number Date: Friday, January 05, 2018	Rev v0.3 Sheet 18 of 59


# Camera




## Touch Screen



eDP















### 1.3.2 Digital Display Interface Signal Mapping


Table 1-4. Digital Display Interface Signal Mapping


Port	DDI PROCESSOR Pin Names	Display Port Mapping	HDMI* Mapping
Port 1	DDI1_TXN[0]	DDI1_LANE0_DN	HDMI1C_TX2_DN
	DDI1_TXP[0]	DDI1_LANE0_DP	HDMI1C_TX2_DP
	DDI1_TXN[1]	DDI1_LANE1_DN	HDMI1C_TX1_DN
	DDI1_TXP[1]	DDI1_LANE1_DP	HDMI1C_TX1_DP
	DDI1_TXN[2]	DDI1_LANE2_DN	HDMI1C_TX0_DN
	DDI1_TXP[2]	DDI1_LANE2_DP	HDMI1C_TX0_DP
	DDI1_TXN[3]	DDI1_LANE3_DN	HDMI1C_CLK_DN
	DDI1_TXP[3]	DDI1_LANE3_DP	HDMI1C_CLK_DP
	DDI1_HPD	DDI1_HPD_Q	DDI1_HPD_Q
	DDI1_CTRLCLK	NA	DDI1_CTRL_CLK
	DDI1_CTRLDATA	NA	DDI1_CTRL_DATA

\*DDA30\_LA-F292PR02: RS\_8.2ohm\_RP\_368ohm





### HDMI Conn.











# RTL8107ESH-CG/RTL8111HSH-CG Co-Lay




CL9, CL20 close to UL1 Pin 11  
CL5 & CL19 close to UL1: Pin 32

CL10&CL16 close to UL1: Pin 23



<9> CLKREQ\_PCIE#1  
<9.30.31.33.35> PLT\_RST#  
<9> CLK\_PCIE\_P1  
<9> CLK\_PCIE\_N1  
<11> POE\_CTX\_C\_DRX\_P5  
<11> POE\_CTX\_C\_DRX\_N6  
<11> POE\_CTX\_C\_DRX\_P5  
<11> POE\_CTX\_C\_DRX\_N6  
<11> POE\_CTX\_C\_DRX\_P5  
<11> POE\_CTX\_C\_DRX\_N6






## NGFF and WLAN

Unpop QB8 and RL25 for not support OBFF




Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i> <b>WLAN-BT</b>	
Issued Date	2017/08/24	Deciphered Date	2018/08/24	Title	CSL50 / CSL52
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Form No.	REV 0
				Date: Friday, January 05, 2018	Sheet 30 of 59



&lt;SSD&gt;

<11> PCIE\_CRX\_DTX\_N11  
<11> PCIE\_CRX\_DTX\_P11<11> PCIE\_CTX\_C\_DRX\_N11  
<11> PCIE\_CTX\_C\_DRX\_P11<11> PCIE\_CRX\_DTX\_P12  
<11> PCIE\_CRX\_DTX\_N12<11> PCIE\_CTX\_C\_DRX\_N12  
<11> PCIE\_CTX\_C\_DRX\_P12<9> CLK\_PCIE\_N4  
<9> CLK\_PCIE\_P4SSD1\_IF PU on CPU side R13.3 10K  
@ RS21  
100K\_0402\_5%

&lt;11&gt;SSD1\_IF



pre PV: change to 10K for redriver detect pin voltage level

### 36.3.2.4 AC Capacitor General Guidelines for M.2 SSD Storage Routing on SATA / PCI Express\* Multiplexed Ports

The following table summarizes the AC capacitor requirements on the motherboard when using the SATA/PCIe\* multiplexed ports.

**Note:**

When SATA and PCIe\* are muxed, always route according to SATA design guidelines. SATA does not support signal polarity reversal and does not support lane reversal.

&lt;6,7,9,10,11,13,17,18,27,28,29,30,32,33,36,39,40,52&gt;

+3VS



+3VS

**Figure 12-1. PCI Express\* Link Configurations Supported by the Guidelines in this Chapter**


PCH-LP Details	PCIe* Controller #1				PCIe* Controller #2				PCIe* Controller #3			
Flex I/O Lane #	5	6	7	8	9	10	11	12	13	14	15	16
PCIe* Lane #	1	2	3	4	5	6	7	8	9	10	11	12
Base-U	1x4	RP 1			RP 5				RP 9			
	1x4 LR	RP 1			RP 5				RP 9			
	2x2	RP 1	RP 3	RP 4	RP 5				RP 9	RP 11	RP 12	
	1x2+2x1	RP 1	RP 3	RP 4	RP 5				RP 9	RP 11	RP 12	
	2x1+1x2	RP 4	RP 3	RP 1	RP 5				RP 12	RP 11	RP 9	
Premium-U	4x1	RP 1	RP 2	RP 3	RP 4	RP 5	RP 6	RP 7	RP 8	RP 9	RP 10	RP 11
	1x4	RP 1			RP 5				RP 9			
	1x4 LR	RP 1			RP 5				RP 9			
	2x2	RP 1	RP 3	RP 4	RP 5				RP 7	RP 8	RP 9	RP 11
	1x2+2x1	RP 1	RP 3	RP 4	RP 5				RP 7	RP 8	RP 9	RP 11
	2x1+1x2	RP 4	RP 3	RP 1	RP 5	RP 7	RP 5		RP 12	RP 11	RP 9	
	4x1	RP 1	RP 2	RP 3	RP 4	RP 5	RP 6	RP 7	RP 8	RP 9	RP 10	RP 11

39	GND	PCIeM/Ms_D09000NU90_MZVLW1T0HMLH-000H1_F73H1Q_09H	39	GND	Return Current Path	40	GND	Return Current Path
41	PETn0	PCIe TX	42	N/C		43	TXP	Transmitter Differential Signal Pair
43	PETn1	PCIe TX	44	N/C		45	TXN	Transmitter Differential Signal Pair
45	GND	Return current path	46	N/C		47	RXP	Receiver Differential Signal Pair
47	PERn0	PCIe Rx	48	N/C		49	PERn1	Receiver Differential Signal Pair
49	PERn1	PCIe Rx	50	PERST#		51	GND	Return Current Path
51	GND	Return current path	52	CLKREQ#		53	GND	Return Current Path



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2017/08/24	Deciphered Date	2018/08/24	Title	M.2SSD	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Number	CSL50 / CSL52	Rev v0.3
				Date	Friday, January 05, 2018	Sheet 31 of 59



Security Classification	Compel SecretData		Compel Electronics, Inc.
Issued Date	2017/08/24	Deciphered Date	2018/08/24
THIS SET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPUL ELECTRONICS, INC.			AUDIO ALC3258-CG
THIS SET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPUL ELECTRONICS, INC.			CSL50 / CSL52 v0.3
THIS SET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPUL ELECTRONICS, INC.			Date: 2017-08-24 Version: 0.3 Page: 37 of 68




## TP Button BD Connector






# TPM2.0





# Screw Hole



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/08/24	Deciphered Date	2018/08/24	Title	TPM/Screw
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Sheet Number	Rev v0.3
CSL50 / CSL52				Date	Friday, January 05, 2018
				Sheet	35 of 59









SecurityClassification	Compal Secret Data		Compal Electronics, Inc.	
IssuedDate	2017/08/24	DecipheredDate	2018/08/24	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FAN
CSL50 / CSL52				Rev v0.3
Date: Friday, January 05, 2018				Sheet 36 of 59

## 2.5" SATAHDD


&lt;PV&gt; change shortpad




## SATAODD




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/08/24	Deciphered Date	2018/08/24	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDD/ODD Conn	
				Customer	CSL50 / CSL52
				Date	Friday, January 05, 2018
				Sheet	37 of 59
				Rev	v0.3










USB2.0/USB3.0 port 1




USB2.0/USB3.0 port 2











For +1.8V\_PRIM Discharge




+3VS <6,7,9,10,11,13,17,18,27,28,29,30,31,32,33,36,39,52>  
+5VS <27,28,32,33,34,36,37>



SecurityClassification		Compal Secret Data		Compal Electronics, Inc.	
IssuedDate	2017/08/24	DecipheredDate	2018/08/24	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Interface	
				CSL50 / CSL52	Rev v0.3
Date: Friday, January 05, 2018				Sheet 40 of 59	




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
IssuedDate	2016/09/01	DecipheredDate	2019/09/01	Title	DCConn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Number	CSL50 / CSL52
				Date:	Friday, January 05, 2018
				Sheet	45 of 59
				Rev	v0.3




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/09/01	Deciphered Date	2019/09/01	Title	BATT Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Number	CSL50 / CSL52
				Date	Friday, January 05, 2018
				Sheet	46 of 59
				Rev	v0.3



Protection for reverse input



SecurityClassification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/09/01	Deciphered Date	2019/09/01	CHARGER	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED, REPRODUCED, COPIED, OR DISCLOSED IN ANY MANNER WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		Rev	0.3
Date		Friday, January 05, 2018		Sheet	47 of 58








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/09/01	Deciphered Date	2019/09/01	Title	1.2VP/0.6VSP/2.5V
THIS SHEET OF ENGINEERING DRAWING IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.3
DATE: Friday, January 05, 2016				Sheet	8 of 9


W :H>0.8V ; L<0.4V  
 W pin don't floating  
 I have pull down resistor at HW side,  
 please delete PR601.




The current limit is set to 6A, 9A or 12A when this pin  
 is pull low, floating or pull high.



SecurityClassification	Compal Secret Data			Title	
Issued Date	2016/09/01	Deciphered Date	2019/09/01	1.0V_PRIM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL, TRADE SECRET, AND PROPRIETARY INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS CAN BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Date	Friday, January 05, 2018
				Sheet	50 of 59







VCC\_CORE  
FSW=500kHz  
Choke=0.24uH  
DCR=1.19 mohm +/- 5%

VCC\_GT  
FSW=500kHz  
Choke=0.24uH  
DCR=1.19 mohm +/- 5%

VCC\_SA  
FSW=600kHz  
DCR=6.2 mohm +/- 5%

U22  
LL=2.4 mohm  
TDC=21A  
ICCMAX=32A  
OCP=40A

```
U22
LL=3.1 mohm
TDC=18A
ICCMAX=31A
OCP=39A
```

```
U22
LL=10.3 mohm
TDC=4A
ICCMAX=4.5A
OCP=9.5A
```


U42  
LL=2.4 mohm  
TDC=42A  
ICCMAX=64A  
OCP=70A

U42  
LL=3.1 mohm  
TDC=12A  
ICCMAX=28A  
OCP=39A

```

042
LL=10.3 mohm
TDC=
ICCMAX=5A
OCP=9.5A

```



Security Classification		Compul Secret Data		Compul Electronics, Inc.	
Issued Date		Deciphered Date		Title	
2016/05/01		2016/09/01		CPU Power stage	
<p>THIS IS SET OF ENGINEERING DRAWING IS THE PROPERTY OF PROPRIETARY OF COMPUL ELECTRONICS, INC. AND COMPUL CONFIDENTIAL DOCUMENT. NO PARTS OR SECTIONS THEREFROM SHALL BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM COMPUL ELECTRONICS, INC.</p>					
CSL50 / CSL52				Rev. 0	
Copyright © 2016, Compul Electronics, Inc.				Drawing No. 001	

+VCC\_CORE

2016.12.29

VCC\_CORE :  
U22-  
390uF\*1  
22uF\*18  
1uF\*35

U42  
390uF\*2  
22uF\*22  
1uF\*35

+VCC\_GT

VCC\_GT :  
U22- & U42  
390uF\*1  
22uF\*33  
1uF\*13

VCC\_SA :  
U22- & U42  
22uF\*9  
1uF\*7

+VCC\_SA

2016.11.21

BOM option  
by JU22 (for GT) and JU42A (for IA)

U428

+VCC\_GT\_VR

+VCC GTX\_VR

Eletro-XTTechnica

Security Classification		Compal SecretData		Compal Electronics, Inc.	
Issued Date	2016/09/01	Deciphered Date	2019/09/01	PROCESSOR DECOUPLING	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTOMER TO ANY OTHER COMPANY OR INDIVIDUAL WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CSL50 / CSL52	v0.3
Date: Friday, January 05, 2018		Sheet 54 of 59			